

WeEn Semiconductors Datasheet Note



Understanding the SCR Datasheet

# 1. Introduction

Datasheets are not required to be created to a fixed international standard. This means datasheets must be read and interpreted carefully to ensure that parameter descriptions and values are correctly understood.

This datasheet note looks at the parameters defined and described in WeEn datasheets for SCRs.

# 2. Datasheet product profile

All WeEn's datasheets have the product name and type, revision number and publication date as the first page heading. This is followed by three sections, "General description", "Features and benefits" and "Applications". These sections describe the product to allow the reader to quickly understand its technology, main advantages and uses.

	SCR	
WeEn Semiconductors	5 September 2018	Product data sheet
. General d	lescription	
	Planar passivated Silicon Controlled Rectifier (SCR) in a SOT package intended for use in applications requiring high bidire current surge capability with high thermal cycling performance	T186A (TO-220F) "full pack" plastic ctional blocking voltage and high e.
. Features	and benefits	
. Features	and benefits     High bidirectional blocking voltage capability	
. Features	and benefits <ul> <li>High bidirectional blocking voltage capability</li> <li>High current surge capability</li> </ul>	
. Features	and benefits <ul> <li>High bidirectional blocking voltage capability</li> <li>High current surge capability</li> <li>High thermal cycling performance</li> </ul>	
. Features	and benefits <ul> <li>High bidirectional blocking voltage capability</li> <li>High current surge capability</li> <li>High thermal cycling performance</li> <li>Isolated mounting base package</li> <li>Planar passivated for voltage ruggedness and reliability</li> </ul>	
. Features	and benefits <ul> <li>High bidirectional blocking voltage capability</li> <li>High current surge capability</li> <li>High thermal cycling performance</li> <li>Isolated mounting base package</li> <li>Planar passivated for voltage ruggedness and reliability</li> </ul>	
. Features	and benefits    High bidirectional blocking voltage capability  High current surge capability  High thermal cycling performance  Isolated mounting base package  Planar passivated for voltage ruggedness and reliability  ONS  Capacitive Discharge Ignition (CDI)	
. Features	and benefits    High bidirectional blocking voltage capability  High current surge capability  High thermal cycling performance  Isolated mounting base package  Planar passivated for voltage ruggedness and reliability  ONS  Capacitive Discharge Ignition (CDI)  Crowbar protection	
. Features	and benefits    High bidirectional blocking voltage capability  High current surge capability  High thermal cycling performance Isolated mounting base package Planar passivated for voltage ruggedness and reliability  ONS  Capacitive Discharge Ignition (CDI) Crowbar protection Inrush protection Inrush protection	
2. Features a	and benefits    High bidirectional blocking voltage capability  High current surge capability  High thermal cycling performance Isolated mounting base package Planar passivated for voltage ruggedness and reliability  ONS  Capacitive Discharge Ignition (CDI) Crowbar protection Inrush protection Motor control	

#### Fig. 1 Example of a datasheet product profile (BT151X-800R)

WDN004

All information provided in this document is subject to legal disclaimers.

The "Quick reference data" section highlights some important parameters for the product found in the main body of the datasheet.

Table 1. Qui	ck reference data					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRRM	repetitive peak reverse voltage		-	-	800	v
I <sub>T(AV)</sub>	average on-state current	half sine wave; $T_h \le 69 \ ^\circ C$	-	-	7.5	Α
I <sub>T(RMS)</sub>	RMS on-state current	half sine wave; $T_h \le 69 \text{ °C}$ ; <u>Fig. 1;</u> <u>Fig. 2; Fig. 3</u>	-	-	12	Α
ITSM	non-repetitive peak on- state current	half sine wave; T <sub>j(init)</sub> = 25 °C; t <sub>p</sub> = 10 ms; <u>Fig. 4; Fig. 5</u>	-	-	120	Α
		half sine wave; T <sub>j(init)</sub> = 25 °C; t <sub>p</sub> = 8.3 ms	-	-	132	A
Tj	junction temperature		-	-	125	°C

Fig. 2 Example of a datasheet product profile (BT151X-800R)

"Pinning information" contains a table and diagram to aid the correct identification of the product's electrical terminals and package type.

"Ordering information" gives the product's part number and package version. Sometimes there is a "Marking information" section. This gives data on the labelling printed on the device and data on the packing method.

	2. Pinning ini	ormation			
Pin	Symbol	Description	Simplified outline	Graphic symbol	
1	к	cathode	mb	<u>а <del>рі</del></u>	-к
2	Α	anode		G	7
3	G	gate	0-0	- Syn Ao	,
mb	n.c.	mounting base; isolat	ed		
			TO-220F (SOT186A)		
	rdering	information			
5. O Table 3 Type (	3. Ordering in 1umber	Package			Manalan
5. O Table 3 Type 1	3. Ordering in number	Package Name	Description		version

### Fig. 3 Example of a datasheet product profile (BT151X-800R)

All information provided in this document is subject to legal disclaimers.

© WEEN 2019. All rights reserved.

# 3. Datasheet "Limiting Values"

#### Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134)

### Fig. 4 Example of "Limiting Values" table heading

"Limiting Values" describe the limiting conditions that can be applied by a circuit without risk of damage to the SCR, and these limiting values reflect the SCR's capability. These are the absolute maximum ratings for the operating and environmental conditions and circuit designers should ensure these are not exceeded. These values may be maximum or minimum.

"Limiting" means that the value specified in the table must not be exceeded otherwise the product may malfunction, or "lose control" or even be damaged permanently. A limiting value is defined in accordance with the IEC-60134 international standard, known as the "Absolute Maximum Rating System".

## 3.1 VDRM and VRRM

WeEn Se	miconductors		BT	151X	-800R
7. Limit	ing values				SCF
Symbol	Parameter	Conditions	Min	Max	Unit
V	repetitive peak off state			000	
VDRM	voltage		-	800	V

### Fig. 5 Example of voltage ratings

V<sub>DRM</sub> is the maximum allowable instantaneous repetitive peak off-state voltage (including transients) that the circuit can apply to the SCR when the gate is open circuit. "DRM" describes the voltage as "off-state" or "blocking", "Repetitive" and "Maximum". Similarly, in the reverse direction V<sub>RRM</sub> is the maximum allowable repetitive reverse voltage including transients with "RRM" meaning "Reverse", "Repetitive" and "Maximum".

If  $V_{DRM}$  is exceeded the SCR may turn on without an applied gate current in the forward direction. If  $V_{RRM}$  is exceeded the SCR may conduct a large reverse avalanche current. Both situations could cause damage to an SCR depending on the circuit conditions.

WDN004 All information provided in this document is subject to legal disclaimers. © WEEN 2019. All rights reserved. The rated values of  $V_{DRM(max)}$  and  $V_{RRM(max)}$  may be applied continuously over the entire operating junction temperature range, provided that the thermal resistance between junction and ambient is low enough to avoid the possibility of thermal runaway.



Fig. 6 Forward and reverse blocking voltage and on-state conduction operating regions

## 3.2 I<sub>T(AV)</sub> and I<sub>T(RMS)</sub>

I <sub>T(AV)</sub>	average on-state current	half sine wave; $T_h \le 69 \degree C$	-	7.5	A
I <sub>T(RMS)</sub>	RMS on-state current	half sine wave; $T_h \le 69$ °C; <u>Fig. 1; Fig. 2;</u> <u>Fig. 3</u>	-	12	A

#### Fig. 7 Example of current ratings

 $I_{T(AV)}$  is the value of current for the SCR which under steady state conditions results in the rated temperature  $T_{j(max)}$  being reached for a given package-related temperature condition. This temperature condition is specified as  $T_{mb}$  for "mounting-base" or "tab" type packages,  $T_h$  for plastic packages for "heatsink" mounting,  $T_{lead}$  for smaller plastic packages that cannot be heatsink mounted or  $T_{sp}$  for the solder point of surface mounted packages.

 $I_{T(AV)}$  is related to the  $I_{T(RMS)}$  current parameter by the equation,  $I_{T(RMS)}/I_{T(AV)}$  = form factor.

Graphs relating these parameters to surge duration and temperature are usually found in WeEn datasheets.

All information provided in this document is subject to legal disclaimers.

WDN004

© WEEN 2019. All rights reserved.



Fig. 8 Example of current graphics

The limiting value specified depends on the thermal resistance and size of any heatsink (for the package type in this example). The limiting value rises as the surge duration reduces below 2 seconds (see Fig. 8). A derating graph (Fig. 8) also indicates the reduction of the maximum current recommended for temperatures that may exceed  $T_h = 69$  °C (for this BT151X-800R example).



Fig. 9 Example of power dissipation graphic

The power dissipation of the SCR is directly proportional to the current and conduction angle. With the aid of the  $T_{h(max)}$  values on the right-hand vertical axis, the maximum allowable power and  $I_{T(AV)}$  for any given heatsink temperature is shown. For a given  $I_{T(AV)}$ , the power dissipated at small conduction angles is much higher than at large conduction angles. This is because of the higher  $I_{T(RMS)}$  at small conduction angles. Operating the SCR at  $I_{T(RMS)}$  values above the rated limiting value is likely to result in rapid thermal cycling which may affect the internal assembly of the SCR and lead to reliability issues.

# 3.3 I<sub>TSM</sub>

I <sub>TSM</sub>	non-repetitive peak on-state current	half sine wave; T <sub>j(init)</sub> = 25 °C; t <sub>p</sub> = 10 ms; <u>Fig. 4; Fig. 5</u>	-	100	A
		half sine wave; T <sub>j(init)</sub> = 25 °C; $t_p$ = 8.3 ms	-	110	A



 $I_{TSM}$  is the maximum non-repetitive peak on-state surge current that may be applied to the SCR. It is specified for a one half-sine wave pulse at an initial junction temperature of 25 °C before surge with an AC mains frequency of 50 or 60Hz. The shorter the time period of the surge (higher frequency) the higher the  $I_{TSM}$ capability, but at very short durations the allowable  $I_{TSM}$  starts to decrease, as the rate of rise of current, dI<sub>T</sub>/dt, becomes an additional limiting factor (see Fig. 11). Exceeding the  $I_{TSM}$  rating may damage the SCR. The  $I_{TSM}$  rating value decreases as the number of pulses increases and this is also shown in a graphic in the WeEn datasheet (see Fig. 12).



Fig. 11 Example of ITSM versus pulse width



Fig. 12 Example of I<sub>TSM</sub> versus number of pulses

# **3.4** l<sup>2</sup>t

l <sup>2</sup> t	I <sup>2</sup> t for fusing	t <sub>p</sub> = 10ms; sine wave	50	A <sup>2</sup> s

### Fig. 13 Example of I<sup>2</sup>t rating

For correct circuit protection the  $I^2$ t of a protective fuse in series with the device must be less than the specified  $I^2$ t rating value of the device. This rating is numerically linked with the  $I_{TSM}$  rating by the equation:

 $I^{2}t = (I_{TSM}^{2}/2) \times t_{p} \equiv I_{TSM}^{2}/200$ 

This is for  $t_p$  = 10ms (50Hz half-sine duration) fusing time.

The same value for  $I^2t$  is calculated when  $t_p = 8.33$ ms (60Hz half-sine duration) with the corresponding  $I_{TSM}$  rating at 60Hz.

## 3.5 dl<sub>T</sub>/dt

	dl <sub>T</sub> /dt	rate of rise of on-state current	I <sub>G</sub> = 30 mA	-	50	A/µs
L						

### Fig. 14 Example of rate of rise of on-state current rating

Maximum allowable rate of rise of on-state current after gate triggering is to limit local hot-spot heating close to the gate region of the SCR. After the gate is triggered and the SCR rapidly turns-on, such local heating takes place because of the SCR's internal structure and this can lead to degradation or complete failure. When an SCR is triggered by exceeding the breakdown voltage or by a high rate of rise of off-state voltage  $dV_D/dt$ , it is also important to consider limiting the  $dI_T/dt$  by good circuit design.

In the rating for the datasheet, a simple gate trigger condition is used. In fact, the magnitude of the gate current, rate of rise of the gate current, gate current pulse width and the peak load current limit are also important in determining the absolute rating for  $dI_T/dt$ .

## 3.6 $P_{GM}$ , $P_{G(AV)}$ , $I_{GM}$ , $V_{RGM}$

I <sub>GM</sub>	peak gate current		-	2	Α
V <sub>RGM</sub>	peak reverse gate voltage		-	5	V
P <sub>GM</sub>	peak gate power		-	5	W
P <sub>G(AV)</sub>	average gate power	over any 20 ms period	-	0.5	W

#### Fig. 15 Example of gate ratings

The intention of these gate ratings is to reassure the circuit designer that the gate structure can handle the power that any real circuit may apply to it. The "average gate power" rating is intended to reflect designs where continuous gate current is applied, while the "peak gate power" rating is meant to apply to circuits where gate pulses are applied at the start of desired conduction.

For pulsed gate current, it is considered that the gate drive may be from a capacitor discharge with peak of current significantly higher than the pulse average. Hence, the peak gate power rating value is a factor of 10 above the average value. Provided the peak of those pulses does not exceed the peak gate current of 2A or peak gate power of 5W, then there is no risk of damage to the SCR gate structure.

It should be noted that these values of average and peak power are chosen to give a very good safety margin and reassurance to designers. They do not reflect the actual failure point of WeEn's SCRs. In fact, the true capability of the gate structure of these SCRs is much higher than these values in the datasheet. However, it is WeEn's judgement that these numbers are entirely adequate to cover all eventualities in design.

 $V_{RGM}$  is the rating that limits the maximum reverse voltage that can be applied across the gate and cathode pins without damaging the SCR.

The gate structure of an SCR is robust but when its capability to handle power is exceeded the SCR may degrade gradually or fail completely.

## $3.7\,T_{stg},\,T_{j}$

T <sub>stg</sub>	storage temperature		-40	150	°C
Тј	junction temperature		-	125	°C

#### Fig. 16 Example of temperature ratings

 $T_{stg}$  gives the values for the range of temperature allowable for storage (dispatching, handling, warehousing) of the SCR.  $T_{j(max)}$  is the maximum operating junction temperature for the SCR in the on-state or off-state. Although the junction temperature may transiently exceed  $T_{j(max)}$  without damage, (e.g. during exceptional, brief, non-repetitive overload or fault conditions), for repetitive operation the peak junction temperature must remain below the absolute maximum rating.

All information provided in this document is subject to legal disclaimers.	
	ī

WDN004

© WEEN 2019. All rights reserved.

### 3.8 V<sub>isol</sub>, C<sub>isol</sub>

able 6. Isolation characteristics									
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit			
V <sub>isol(RMS)</sub>	RMS isolation voltage	from all terminals to external heatsink; sinusoidal waveform; clean and dust free; 50 Hz $\leq$ f $\leq$ 60 Hz; RH $\leq$ 65 %; T <sub>h</sub> = 25 °C	-	-	2500	V			
C <sub>isol</sub>	isolation capacitance	from anode to external heatsink; f = 1 MHz; T <sub>h</sub> = 25 °C	-	10	-	pF			

### Fig. 17 Example of isolation ratings

The isolation voltage in this example is for the T0220F package. The capacitance value is a characteristic and is given as a typical value.

# 4. Datasheet "Characteristics"

"Characteristics" are the inherent measurable parameters for the SCR and are often stated with minimum or maximum values or both. Sometimes typical values are given. The limits define a range of values for the SCR's inherent parameter characteristics. These values are useful to the designer for optimizing the circuit and ensuring reliable operation.

## 4.1 Thermal characteristics

Table 5. Therm	al characteristics		-		-	
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-h)</sub> thermal resistance	with heatsink compound; Fig. 6	-	-	4.5	K/W	
	from junction to heatsink	without heatsink compound; Fig. 6	-	-	6.5	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient free air	in free air	-	55	-	K/W

### Fig. 18 Example of thermal characteristics

Maximum steady-state thermal resistance values are given in the datasheet and are used to specify the SCR's current and power ratings. The average junction temperature rise for a given dissipation is the mathematical product of the average power dissipation and the thermal resistance.

A typical value of junction to ambient thermal resistance is given which assumes that through-hole leaded devices are mounted vertically on a PCB in free air. The value for surface mount packages is for a device soldered to a pad area on a given PCB material.

WDN004

© WEEN 2019. All rights reserved.



Fig. 19 Example of transient thermal impedance graphic

Although average junction temperature rise may be calculated from the thermal resistance value, the peak junction temperature calculation requires knowledge of the current waveform and the transient thermal impedance curve. This curve in the datasheet is based on rectangular power pulses. Increasing the pulse duration results in higher transient thermal impedance ( $Z_{th}$ ) until the steady-state, thermal resistance ( $R_{th}$ ) is reached. If the application operates under transient (pulse) conditions,  $Z_{th}$  instead of  $R_{th}$  should be considered since  $R_{th}$  is applicable only to steady state, continuous operation. The temperature rise is calculated as the mathematical product of peak dissipation during the pulse by the thermal impedance for the given pulse width.

In practice, a power device frequently must handle composite waveforms rather than a simple rectangular pulse. This type of pulse can be simulated by superimposing several rectangular pulses which have a common time period but with both positive and negative amplitudes. Similarly, a burst of pulses can be treated as a composite waveform. Triangular, trapezoidal and sinusoidal waveforms can also be approximated by a series of rectangles. This analysis is covered elsewhere.

# 4.2 I<sub>GT</sub>, I<sub>L</sub>, I<sub>H</sub>

racteristics						
Parameter	Conditions		Min	Тур	Max	Unit
Static characteristics						
gate trigger current	$V_D$ = 12 V; I <sub>T</sub> = 0.1 A; T <sub>j</sub> = 25 °C; Fig. 7		-	2	15	mA
latching current	$V_D$ = 12 V; I <sub>G</sub> = 0.1 A; T <sub>j</sub> = 25 °C; <u>Fig. 8</u>		-	10	40	mA
holding current	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; <u>Fig. 9</u>		-	7	20	mA
	racteristics Parameter  cteristics gate trigger current latching current holding current	racteristicsParameterConditionsacteristicsgate trigger current $V_D = 12 \text{ V}; \text{ I}_T = 0.1 \text{ A}; \text{ T}_j = 25 ^{\circ}\text{C}; \text{ Fig. 7}$ latching current $V_D = 12 \text{ V}; \text{ I}_G = 0.1 \text{ A}; \text{ T}_j = 25 ^{\circ}\text{C}; \text{ Fig. 8}$ holding current $V_D = 12 \text{ V}; \text{ T}_j = 25 ^{\circ}\text{C}; \text{ Fig. 9}$	racteristics         Parameter       Conditions         acteristics       gate trigger current $V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_j = 25 \text{ °C}; Fig. 7$ latching current $V_D = 12 \text{ V}; I_G = 0.1 \text{ A}; T_j = 25 \text{ °C}; Fig. 8$ holding current $V_D = 12 \text{ V}; T_j = 25 \text{ °C}; Fig. 9$	racteristicsParameterConditionsMinacteristicsgate trigger current $V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_j = 25 ^{\circ}\text{C}; Fig. 7$ -latching current $V_D = 12 \text{ V}; I_G = 0.1 \text{ A}; T_j = 25 ^{\circ}\text{C}; Fig. 8$ -holding current $V_D = 12 \text{ V}; T_j = 25 ^{\circ}\text{C}; Fig. 9$ -	racteristicsParameterConditionsMinTypacteristicsgate trigger current $V_D = 12 \text{ V}; \text{ I}_T = 0.1 \text{ A}; \text{ T}_j = 25 ^{\circ}\text{C}; \text{ Fig. 7}$ -2latching current $V_D = 12 \text{ V}; \text{ I}_G = 0.1 \text{ A}; \text{ T}_j = 25 ^{\circ}\text{C}; \text{ Fig. 8}$ -10holding current $V_D = 12 \text{ V}; \text{ T}_j = 25 ^{\circ}\text{C}; \text{ Fig. 9}$ -7	racteristicsParameterConditionsMinTypMaxacteristicsgate trigger current $V_D = 12 \text{ V}; \text{ I}_T = 0.1 \text{ A}; \text{ T}_j = 25 ^{\circ}\text{C}; \text{ Fig. 7}$ -215latching current $V_D = 12 \text{ V}; \text{ I}_G = 0.1 \text{ A}; \text{ T}_j = 25 ^{\circ}\text{C}; \text{ Fig. 8}$ -1040holding current $V_D = 12 \text{ V}; \text{ T}_j = 25 ^{\circ}\text{C}; \text{ Fig. 9}$ -720



Fig. 20 Example of static characteristics, IGT, IL, IH and temperature dependency graphics

The maximum gate trigger current,  $I_{GT (max)}$ , means that the triggering circuit must apply <u>at least</u> this value of gate current to <u>guarantee</u> triggering the SCR. If a minimum value is given in the datasheet, this indicates that below this value electrical noise on the gate will not trigger the SCR.

It is important to understand these values are stated for 25 °C.  $I_{GT}$  increases as junction temperature decreases and so in order to guarantee reliable triggering of the SCR the designer needs set the gate drive current for the lowest operating temperature for the application. The minimum recommended gate pulse width for reliable triggering is 10 $\mu$ s.

Latching current,  $I_L$  is the minimum current through the main terminals to keep the SCR "latched-on" after the gate current has been removed.  $I_L$  is also temperature dependent (see Fig. 20) and maximum and minimum operating temperatures must be considered when designing an optimal trigger circuit.



Fig. 21 Graphic showing interaction of  $I_{\text{GT}}$  and  $I_{\text{L}}$ 

 $I_{H}$  is the value of holding current. The SCR will only turn off (commutate) when the current through the main terminals drops below this value. This current must remain below  $I_{H}$  for enough time to allow return to the off-state.



Fig. 22 Graphic showing interaction of  $I_{\rm T}$  and  $I_{\rm H}$ 

 $I_{H}$  is also temperature dependent (see Fig. 20) and maximum and minimum operating temperatures must be considered to ensure conditions for safe commutation are met.

### 4.3 V<sub>GT</sub>

V <sub>GT</sub>	/ <sub>GT</sub> gate trigger voltage	V <sub>D</sub> = 12 V; I <sub>T</sub> = 0.1 A; T <sub>j</sub> = 25 °C; Fig. 11	-	0.6	1	V
		V <sub>D</sub> = 800 V; I <sub>T</sub> = 0.1 A; T <sub>j</sub> = 125 °C; <u>Fig. 11</u>	0.25	0.4	-	۷



### Fig. 23 Example of static characteristic V<sub>GT</sub> and temperature dependency graphic

The datasheet shows values for the typical and maximum gate trigger voltage at a gate current equal to  $I_{GT}$  at 25 °C. The graph shows the dependency on temperature.

The maximum gate trigger voltage is the gate voltage required to trigger the SCR. The trigger circuit must be able to supply at least the maximum  $V_{GT}$  in order to drive current into the gate to cause triggering. To ensure that the SCR will not trigger, the gate voltage must be held below the minimum gate trigger voltage. The WDN004 All information provided in this document is subject to legal disclaimers. © WEEN 2019. All rights reserved.

Datasheet note

datasheet gives the minimum  $V_{GT}$  at the maximum junction temperature (125 °C in this example) and the maximum off-state voltage,  $V_{DRM}$ .

Because of the temperature dependency characteristics of  $I_{GT}$  and  $V_{GT}$ , the higher the junction temperature the easier it will be for the SCR to be wrongly triggered.

### 4.4 V<sub>T</sub>

V <sub>T</sub>	on-state voltage	I <sub>T</sub> = 23 A; T <sub>j</sub> = 25 °C; <u>Fig. 10</u>	-	1.4	1.75	V

V<sub>T</sub> is the on-state voltage for the SCR at 25 °C for a specified load current condition. This is the maximum instantaneous on-state voltage measured under pulse conditions to avoid excessive power dissipation.



Fig. 24 Example of static characteristic  $V_T$  and graphic

The datasheet contains a graph with maximum and typical curves measured at the rated operating temperature (125 °C in this example) and at 25 °C. The maximum curve is used to calculate the power dissipation for a given average current.  $V_0$  is the "knee voltage" and  $R_s$  is the slope resistance. If values for  $V_0$  and  $R_s$  are not given in the data sheet, these can be generated manually as demonstrated in the graphic example (see Fig.25).

WDN004

All information provided in this document is subject to legal disclaimers.

Datasheet note



Fig. 25 Example graphic showing V<sub>0</sub> and R<sub>s</sub> derivation

The on-state characteristic may be approximated by a linear model and the on-state voltage is then given by the equation:  $V_T = V_0 + I_T R_s$  and the instantaneous power dissipation is given by  $P_T = V_0$ .  $I_T + I_T^2 R_s$  where  $I_T$  is the instantaneous on-state current.

It can be shown mathematically that the average on-state dissipation for any current waveform is given by the equation,  $P_{T(AV)} = V_0$ .  $I_{T(AV)} + I_{T(RMS)}^2$ .  $R_s$ , where  $I_{T(AV)}$  is the on-state average current and  $I_{T(RMS)}$  is the RMS value of the on-state current.

Therefore, in SCR datasheets, the graph for on-state dissipation can be calculated as a function of average current. Sinusoidal waveforms are assumed, and the graphs show the dissipation over a range of conduction angles. (See Fig. 9).

The derivation of  $V_0$  and Rs and the power calculations are presented in WeEn Application Note WAN004.

## 4.5 I<sub>D</sub>, I<sub>R</sub>

I <sub>D</sub>	off-state current	V <sub>D</sub> = 800 V; T <sub>j</sub> = 125 °C	-	0.1	0.5	mA
I <sub>R</sub>	reverse current	V <sub>R</sub> = 800 V; T <sub>j</sub> = 125 °C	-	0.1	0.5	mA

### Fig. 26 Example of static characteristics, $I_D$ and $I_R$

The maximum and typical off-state leakages are at maximum operating junction temperature and maximum blocking and reverse voltage. Very high I<sub>D</sub> leakage currents can lead to false triggering of the SCR, especially if it is a sensitive gate design with  $I_{GT}$  in the  $\mu A$  range.

# 4.6 Dynamic characteristics: dV<sub>D</sub>/dt, t<sub>gt</sub>, t<sub>q</sub>

Dynamic chara	acteristics					
d∨ <sub>D</sub> /dt	rate of rise of off-state voltage		200	1000	-	V/µs
		$V_{DM}$ = 536 V; T <sub>j</sub> = 125 °C; (V <sub>DM</sub> = 67% of V <sub>DRM</sub> ); exponential waveform; Fig. 12	50	130	-	V/µs
t <sub>gt</sub>	gate-controlled turn-on time	$I_{TM}$ = 40 A; V <sub>D</sub> = 800 V; I <sub>G</sub> = 100 mA; dI <sub>G</sub> /dt = 5 A/µs; T <sub>j</sub> = 25 °C	-	2	-	μs
t <sub>q</sub>	commutated turn-off time		-	70	-	μs



#### Fig. 27 Example of SCR dynamic characteristics with dV<sub>D</sub>/dt graphic

Dynamic characteristics show how the SCR copes with fast-changing conditions in a circuit. These are not to be mistakenly understood as limiting values. "Dynamic" means continuous changes in voltage and current. Such characteristics are important when an SCR experiences a fast voltage transient while in the off-state. These characteristics are measured under specified conditions and often at maximum operating junction temperature.

The rate of change of blocking voltage  $(dV_D/dt)$  indicates an SCR's ability to withstand a fast- changing voltage without causing spontaneous, unwanted turn-on of the SCR.

By convention this characteristic is tested with voltage set at 67%  $V_{DRM}$  and "dt" measured between 10% - 63%  $V_D$  with  $T_j = 125$ °C and gate open circuit.

All information provided in this document is subject to legal disclaimers. © WEEN 2019. All rights reserved.

There is internal junction capacitance between cathode and gate. The larger the junction area and the closer the geometries, the larger this capacitance. Consequently, very high  $dV_D/dt$  can generate or induce enough internal gate current to spontaneously trigger the SCR ( $I_G = C.dV_D/dt$ ).



Fig. 28 dV<sub>D</sub>/dt illustration

If in the circuit the maximum dV<sub>D</sub>/dt is exceeded, the SCR may be triggered wrongly into conduction.

This event may not itself damage the SCR or adversely affect an application as this depends on the circuit, but such lack of control and susceptibility to electrical noise is not advisable. The higher the temperature and the lower the I<sub>GT</sub>, the lower SCR's withstand capability and noise immunity.

Often for sensitive gate SCRs with  $I_{GT}$  in the  $\mu$ A range, a resistor of  $1k\Omega$  or lower is added in parallel with gate and cathode to reduce false triggering. This approach is less effective for standard gate SCRs with higher  $I_{GT}$ . Often, an RC snubber is added between anode and cathode to reduce the rate of rise of blocking voltage below the critical value. A resistance value of at least  $47\Omega$  and a capacitance value in the range 4.7nF to 100nF is suitable for the RC snubber.

Larger capacitance and lower resistances cause greater stress to the SCR when triggering at non-zero volts and the designer needs to consider this. A fast discharge of the snubber capacitor can cause  $dI_T/dt$  damaging effects to the SCR if the resistance is too low.

A typical gate-controlled turn-on time, t<sub>gt</sub> is specified for all SCRs.

A typical commutated turn-off time, t<sub>q</sub> is specified for standard gate and sensitive gate SCRs.

WDN004

Datasheet note

## 5. Package outline drawing

The datasheet contains a package outline drawing of the device. If a surface mount package is described a soldering pad drawing may also be included.



Fig. 29 Example package outline drawing (BT151X-800R)

All information provided in this document is subject to legal disclaimers.

# **Revision history**

Rev	Date	Description
v.01	20190905	initial version
v.02	20190917	format updates, minor corrections and I <sup>2</sup> t formula clarification
v.03	20190917	datasheet correction on I <sup>2</sup> t value calculation
v.04	20190920	$I_{T(RMS)}$ rating value clarification for surge duration less than 2 seconds

## **Contact information**

For more information and sales office addresses please visit: <u>http://www.ween-semi.com</u>

WDN004

All information provided in this document is subject to legal disclaimers.

# Legal information

## Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. WeEn Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, WeEn Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. WeEn Semiconductors takes no responsibility for the content in this document if provided by an information source outside of WeEn Semiconductors.

In no event shall WeEn Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, WeEn Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of WeEn Semiconductors.

**Right to make changes** — WeEn Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — WeEn Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an WeEn Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. WeEn Semiconductors and its suppliers accept no liability for inclusion and/or use of WeEn Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. WeEn Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using WeEn Semiconductors products, and WeEn Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the WeEn Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third-party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

WeEn Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's

third-party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using WeEn

Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third-party customer(s). WeEn does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Evaluation products** — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. WeEn Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall WeEn Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of WeEn Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

 ${\bf Translations}$  — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# Contents

1.	Introduction	1
2.	Datasheet product profile	1
3.	Datasheet "Limiting Values"	3
3.1	V <sub>DRM</sub> and V <sub>RRM</sub>	3
3.2	I <sub>T(AV)</sub> and I <sub>T(RMS)</sub>	4
3.3	Ітям	6
3.4	l <sup>2</sup> t	7
3.5	dlī/dt	7
3.6	Рдм, Рд(ау), Iдм, Vrgm	8
3.7	Tstg, Tj	8
3.8	Visol, Cisol	9
4	Detectors at "Characteristics"	^
4.	Datasneet Characteristics	9
4.1		9
4.2	Iст, Iн, IL 1	1
4.3	V <sub>GT</sub> 1	2
4.4	V <sub>T</sub> 1	3
4.5	ld, lr 1	4
4.6	Dynamic characteristics: dV <sub>D</sub> /dt, t <sub>gt</sub> , t <sub>q</sub> 1	5
5.	Package outline drawing1	7
Revision	history and contact information1	8
Legal info	prmation1	9
Definitio	ns1	9
Disclaime	ers1	9
Tradema	rks 1	9
Contents		0

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information.

© WeEn 2019.	All rights reserved
For more information, please visit: http://www.ween-ser	<u>mi.com</u>
Date of release: 20 September 2019	Document identifier: WDN004_Rev04